

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

**In the Claims:**

This listing of claims replaces all prior versions and listing of claims in the application.

Claims 1-8 (Cancelled).

9. (Currently amended) A method of testing a sequential access memory array for storing p words each of n bits, the method comprising:

writing p test words each made up of n test bits in the memory array in such a way as to obtain a checkerboard test binary configuration in the memory array;

sequentially extracting the p test words from the memory array; ~~and~~

comparing the test bits of the extracted test words with expected data bits so that for each test word extracted, the corresponding n test bits are compared sequentially with n respective expected data bits before extracting the next test word; and

sequentially obtaining the expected data bits by respectively logically combining read addresses of the test words and ranks of the test bits of each test word that is read.

10. (Cancelled).

11. (Currently amended) A method of testing a sequential access memory array, the method comprising:

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: FEBRUARY 13, 2002

---

writing test words each made up of a plurality of test bits to form a checkerboard test binary configuration in the memory array;

sequentially extracting the test words from the memory array; and

comparing the test bits of the extracted test words with expected data bits so that for each test word extracted, the corresponding test bits are compared sequentially with respective expected data bits before extracting the next test word; and

sequentially obtaining the expected data bits by respectively logically combining read addresses of the test words and ranks of the test bits of each test word that is read.

12. (Cancelled).

13. (Cancelled).

14. (Currently amended) A sequential access semiconductor memory device comprising:

a memory array for storing p words each of n bits;  
and

test logic connected to n outputs of the memory array and including

first test means for writing p test words each having n test bits to obtain a checkerboard test binary configuration in the memory array, and

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

second test means for sequentially extracting the p test words from the memory array and, for each extracted test word, sequentially comparing the corresponding n test bits with n expected data bits, before extracting the next test word, and

generator means for sequentially generating the expected data bits from respective logical combinations of read addresses of the test words and ranks of the test bits of each test word that is read.

15. (Previously presented) The device according to Claim 14, wherein the second test means comprises:

a set of n connected output registers connected to n respective outputs of the memory array;

first control means for delivering a first control signal to the output registers to simultaneously store the n test bits of a current test word in the output registers;

second control means for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the n test bits of the current test word from a last connected output register of the set; and

comparator means for comparing each bit extracted from the last connected output register with the corresponding expected data bit.

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: FEBRUARY 13, 2002

---

16. (Previously presented) The device according to Claim 15, wherein each output register comprises a D-type flip-flop having a data input connected to one of the n outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of each flip-flop being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set being receiving an initial data bit, and the test output of the last flip-flop of the set being connected to a first input of the comparator means.

17. (Previously presented) The device according to Claim 16, wherein the comparator means comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.

18. (Cancelled).

19. (Currently amended) The device according to Claim 14 ~~18~~, wherein the generator means comprises:

first delivery means for generating a least significant bit of each read address;

a counter for storing a binary word representative of the rank of a test bit in the current test word extracted from the memory array;

second delivery means for generating a least significant bit of each binary word in the counter; and

one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate comprising two inputs connected to respective outputs of the

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

first and second delivery means, and an output sequentially delivering the expected data bits.

20. (Currently amended) A sequential access semiconductor memory device comprising:

a memory array; and  
test logic connected to the memory array and  
including

a first test circuit for writing test words each having a plurality of test bits to obtain a checkerboard test binary configuration in the array, and

a second test circuit for sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word, and

an expected bit generator for sequentially generating the expected data bits from respective logical combinations of read addresses of the test words and ranks of the test bits of each test word that is read.

21. (Previously presented) The device according to Claim 20, wherein the second test circuit comprises:

a set of connected output registers connected to respective outputs of the memory array;

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

a first control device for delivering a first control signal to the output registers to simultaneously store the test bits of a current test word in the output registers;

a second control device for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the test bits of the current test word from a last connected output register of the set; and

a comparator for comparing each bit extracted from the last connected output register with the corresponding expected data bit.

22. (Previously presented) The device according to Claim 21, wherein each output register comprises a D-type flip-flop having a data input connected to one of the outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of the flip-flops being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set receiving an initial data bit, and the test output of the last flip-flop of the set being connected to a first input of the comparator.

23. (Previously presented) The device according to Claim 22, wherein the comparator comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

24. (Cancelled).

25. (Currently amended) The device according to Claim 20 24, wherein the generator comprises:

a first bit generator for generating a least significant bit of each read address;

a counter for storing a binary word representative of the rank of a test bit in the current test word extracted from the memory array;

a second bit generator for generating a least significant bit of each binary word in the counter; and

a logic gate comprising two inputs connected to respective outputs of the first and second delivery circuits, and an output sequentially delivering the expected data bits.

26. (Currently amended) A test circuit for a sequential access semiconductor memory device having a memory array, the test circuit comprising:

a first test circuit for writing test words each having a plurality of test bits to obtain a checkerboard test binary configuration in the array; and

a second test circuit for sequentially extracting the test words from the memory array and, for each extracted test word, sequentially comparing the corresponding test bits with expected data bits, before extracting the next test word; and

an expected bit generator for sequentially generating the expected data bits from respective logical

In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: 10/075,113  
Filing Date: **FEBRUARY 13, 2002**

---

combinations of read addresses of the test words and ranks of the test bits of each test word that is read.

27. (Previously presented) The circuit according to Claim 26, wherein the second test circuit comprises:

a set of connected output registers connected to respective outputs of the memory array;

a first control device for delivering a first control signal to the output registers to simultaneously store the test bits of a current test word in the output registers;

a second control device for delivering a second control signal to the output registers to sequentially shift the test bit contained in each connected output register toward the next connected output register and to sequentially extract the test bits of the current test word from a last connected output register of the set; and

a comparator for comparing each bit extracted from the last connected output register with the corresponding expected data bit.

28. (Previously presented) The circuit according to Claim 27, wherein each output register comprises a D-type flip-flop having a data input connected to one of the outputs of the memory array, a test input, a test output and a test control input for receiving successively and alternately the first control signal and the second control signal; the test output of the flip-flops being connected to the test input of an adjacent flip-flop, the test input of a first flip-flop of the set receiving an initial data bit, and the test output of



In Re Patent Application of:  
**BEAUJOIN ET AL.**  
Serial No: **10/075,113**  
Filing Date: **FEBRUARY 13, 2002**

---

the last flip-flop of the set being connected to a first input of the comparator.

29. (Previously presented) The circuit according to Claim 28, wherein the comparator comprises one of an EXCLUSIVE OR and EXCLUSIVE NOR logic gate.

30. (Cancelled).

31. (Currently amended) The circuit according to Claim 26 ~~30~~, wherein the generator comprises:

a first bit generator for generating a least significant bit of each read address;

a counter for storing a binary word representative of the rank of a test bit in the current test word extracted from the memory array;

a second bit generator for generating a least significant bit of each binary word in the counter; and

a logic gate comprising two inputs connected to respective outputs of the first and second delivery circuits, and an output sequentially delivering the expected data bits.